

# **FSDM0565R** Green Mode Fairchild Power Switch (FPS)

## Features

- Internal Avalanche Rugged Sense FET
- Advanced Burst-Mode operation consumes under 1 W at 240VAC & 0.5W load
- Precision Fixed Operating Frequency (66kHz)
- Internal Start-up Circuit
- Pulse by Pulse Current Limiting
- Abnormal Over Current Protection (AOCP)
- Over Voltage Protection (OVP)
- Over Load Protection (OLP)
- Internal Thermal Shutdown Function (TSD)
- Auto-Restart Mode
- Under Voltage Lock Out (UVLO) with hysteresis
- Low Operating Current (2.5mA)
- Built-in Soft Start

## Application

- SMPS for LCD monitor and STB
- Adaptor

## Description

The FSDM0565R is an integrated Pulse Width Modulator (PWM) and Sense FET specifically designed for high performance offline Switch Mode Power Supplies (SMPS) with minimal external components. This device is an integrated high voltage power switching regulator which combine an avalanche rugged Sense FET with a current mode PWM control block. The PWM controller includes integrated fixed frequency oscillator, under voltage lockout, leading edge blanking (LEB), optimized gate driver, internal soft start, temperature compensated precise current sources for a loop compensation and self protection circuitry. Compared with discrete MOS-FET and PWM controller solution, it can reduce total cost, component count, size and weight simultaneously increasing efficiency, productivity, and system reliability. This device is a basic platform well suited for cost effective designs of flyback converters.

OUTPUT POWER TABLE					
	230VAC ±15% <sup>(3)</sup>			5VAC	
PRODUCT	Adapt- er <sup>(1)</sup>	Open Frame <sup>(2)</sup>	Adapt- er <sup>(1)</sup>	Open Frame <sup>(2)</sup>	
FSDM0565R	60W	70W	50W	60W	
FSDM07652R	70W	80W	60W	70W	

Table 1. Notes: 1. Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient. 2. Maximum practical continuous power in an open frame design at 50°C ambient. 3. 230 VAC or 100/115 VAC with doubler.

# **Typical Circuit**




Figure 1. Typical Flyback Application

# Internal Block Diagram




Figure 2. Functional Block Diagram of FSDM0565R

## **Pin Definitions**

Pin Number	Pin Name	Pin Function Description
1	Drain	This pin is the high voltage power Sense FET drain. It is designed to drive the transformer directly.
2	GND	This pin is the control ground and the Sense FET source.
3	Vcc	This pin is the positive supply voltage input. During start up, the power is sup- plied by an internal high voltage current source that is connected to the Vstr pin. When Vcc reaches 12V, the internal high voltage current source is disabled and the power is supplied from the auxiliary transformer winding.
4	Vfb	This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed between this pin and GND. If the voltage of this pin reaches 6.0V, the over load protection is activated resulting in shutdown of the FPS.
5	N.C	-
6	Vstr	This pin is connected directly to the high voltage DC link. At startup, the internal high voltage current source supplies internal bias and charges the external capacitor that is connected to the Vcc pin. Once Vcc reaches 12V, the internal current source is disabled.

# **Pin Configuration**




Figure 3. Pin Configuration (Top View)

# **Absolute Maximum Ratings**

(Ta=25°C, unless otherwise specified)

Parameter	Symbol	Value	Unit
Vstr Max Voltage	VSTR	650	V
Pulsed Drain current (Tc=25°C) <sup>(1)</sup>	IDM	15	ADC
Continuous Drain Current(Tc=25°C)		5	A
Continuous Drain Current(Tc=100°C)	- ID	3.2	A
Single pulsed avalanche energy <sup>(2)</sup>	Eas	190	mJ
Single pulsed avalanche current <sup>(3)</sup>	IAS	-	A
Supply voltage	Vcc	19	V
Input voltage range	VFB	-0.3 to VCC	V
Total power dissipation(Tc=25°C)	P <sub>D</sub> (Watt H/S)	35	W
Operating junction temperature	Тј	+150	°C
Operating ambient temperature	TA	-25 to +85	°C
Storage temperature range	TSTG	-55 to +150	°C

#### Notes:

1. Repetitive rating: Pulse width limited by maximum junction temperature

2. L=14mH, starting Tj=25°C

3. L=13uH, starting Tj=25°C

## **Thermal Impedance**

Parameter	Symbol	Value	Unit
Junction-to-Ambient Thermal	$ heta_{JA}^{(1)}$	49.90	°C/W
Junction-to-Case Thermal	$\theta_{JC}^{(2)}$	2.34	°C/W

Notes:

1. Free standing with no heat-sink under natural convection.

2. Infinite cooling condition - Refer to the SEMI G30-88.

# **Electrical Characteristics**

(Ta = 25°C unless otherwise specified)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Sense FET SECTION	•					
Drain source breakdown voltage	BVDSS	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250µA	650	-	-	V
		VDS = 650V, VGS = 0V	-	-	50	μA
Zero gate voltage drain current	IDSS	V <sub>DS</sub> = 520V V <sub>GS</sub> = 0V, T <sub>C</sub> = 125°C	-	-	200	μA
Static drain source on resistance <sup>(1)</sup>	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 2.5A	-	1.76	2.2	Ω
Output capacitance	Coss	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1MHz		78	-	pF
Turn on delay time	TD(ON)	(MOSFET switching		22	-	
Rise time	TR			52	-	
Turn off delay time	TD(OFF)	independent of operating temperature)	-	95	-	ns
Fall time	TF		-	50	-	
CONTROL SECTION				•	•	
Initial frequency	Fosc	VFB = 3V	60	66	72	kHz
Voltage stability	FSTABLE	$13V \le Vcc \le 18V$	0	1	3	%
Temperature stability <sup>(2)</sup>	∆Fosc	-25°C ≤ Ta ≤ 85°C	0	±5	±10	%
Maximum duty cycle	Dмах	-	75	80	85	%
Minimum duty cycle	DMIN	-	-	-	0	%
Start threshold voltage	VSTART	V <sub>FB</sub> =GND	11	12	13	V
Stop threshold voltage	VSTOP	VFB=GND	7	8	9	V
Feedback source current	IFB	VFB=GND	0.7	0.9	1.1	mA
Soft-start time	TS	Vfb=3	-	10	15	ms
Leading Edge Blanking time	TLEB	-	-	250	-	ns
BURST MODE SECTION						•
Burst Mode Voltages (2)	VBURH	Vcc=14V	-	0.7	-	V
Burst Mode Voltages V	VBURL	Vcc=14V	-	0.5	-	V
PROTECTION SECTION	·					
Peak current limit <sup>(4)</sup>	IOVER	V <sub>FB</sub> =5V, V <sub>CC</sub> =14V	2.0	2.25	2.5	Α
Over voltage protection	Vovp	-	18	19	20	V
Abnormal Over current protection current <sup>(3)</sup>	IAOCP	-	4.99	5.54	6.09	A
Thermal shutdown temperature <sup>(2)</sup>	TSD		130	145	160	°C
Shutdown feedback voltage	VSD	$V_{FB} \ge 5.5V$	5.5	6.0	6.5	V

#### FSDM0565R

Shutdown delay current	IDELAY	V <sub>FB</sub> =5V	2.8	3.5	4.2	μA
TOTAL DEVICE SECTION						
	IOP	VFB=GND, VCC=14V				
Operating supply current <sup>(5)</sup>	IOP(MIN)	VFB=GND, V <sub>CC</sub> =10V	-	2.5	5	mA
	IOP(MAX)	VFB=GND, VCC=18V				

#### Notes:


- 1. Pulse test : Pulse width  $\leq 300 \mu S,\,duty \leq 2\%$
- 2. These parameters, although guaranteed at the design, are not tested in mass production.
- 3. These parameters, although guaranteed, are tested in EDS(wafer test) process.
- 4. These parameters indicate the inductor current.
- 5. This parameter is the current flowing into the control IC.

# Comparison Between FS6M07652RTC and FSDM0565R


Function	FS6M07652RTC	FSDM0565R	FSDM0565R Advantages
Soft-Start	Adjustable soft-start time using an external capacitor	Internal soft-start with typically 10ms (fixed)	<ul> <li>Gradually increasing current limit during soft-start further reduces peak current and voltage component stresses</li> <li>Eliminates external components used for soft-start in most applications</li> <li>Reduces or eliminates output overshoot</li> </ul>
Burst Mode Operation	<ul> <li>Built into controller</li> <li>Output voltage drops to around half</li> </ul>	<ul><li>Built into controller</li><li>Output voltage fixed</li></ul>	<ul><li>Improve light load efficiency</li><li>Reduces no-load consumption</li></ul>

## **Typical Performance Characteristics**


(These Characteristic Graphs are Normalized at Ta= 25°C)














Maximum Duty vs. Temp



Start Threshold Voltage vs. Temp




**Operating Freqency vs. Temp** 





Feedback Source Current vs. Temp

## Typical Performance Characteristics (Continued)


(These Characteristic Graphs are Normalized at Ta= 25°C)











Burst Mode Disable Voltage vs. Temp



25

50

75

Junction Temperature(℃)

100 125

150

1.2

1.0

0.8

0.6

0.4

0.2


0.0

-25


0

Shutdown Delay Current

(Idelay)




Burst Mode Enable Voltage vs. Temp



Current Limit vs. Temp

# Typical Performance Characteristics (Continued)

(These Characteristic Graphs are Normalized at Ta= 25°C)



Soft Start Time vs. Temp

## **Functional Description**

**1. Startup** : In previous generations of Fairchild Power Switches (FPS) the Vcc pin had an external start-up resistor to the DC input voltage line. In this generation the startup resistor is replaced by an internal high voltage current source. At startup, an internal high voltage current source supplies the internal bias and charges the external capacitor ( $C_{vcc}$ ) that is connected to the Vcc pin as illustrated in figure 4. When Vcc reaches 12V, the FPS begins switching and the internal high voltage current source is disabled. Then, the FPS continues its normal switching operation and the power is supplied from the auxiliary transformer winding unless Vcc goes below the stop voltage of 8V.




Figure 4. Internal startup circuit

**2.1 Pulse-by-pulse current limit**: Because current mode control is employed, the peak current through the Sense FET is limited by the inverting input of PWM comparator (Vfb\*) as shown in figure 5. Assuming that the 0.9mA current source flows only through the internal resistor ( $2.5R + R = 2.8 \text{ k}\Omega$ ), the cathode voltage of diode D2 is about 2.5V. Since D1 is blocked when the feedback voltage (Vfb) exceeds 2.5V, the maximum voltage of the cathode of D2 is clamped at this voltage, thus clamping Vfb\*. Therefore, the peak value of the current through the Sense FET is limited.

**2.2 Leading edge blanking (LEB)** : At the instant the internal Sense FET is turned on, there usually exists a high current spike through the Sense FET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the Rsense resistor would lead to incorrect feedback operation in the current mode PWM control. To counter this effect, the FPS employs a leading edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time ( $T_{LEB}$ ) after the Sense FET is turned on.




Figure 5. Pulse width modulation (PWM) circuit

2. Feedback Control : FSDM0565R employs current mode control, as shown in figure 5. An opto-coupler (such as the H11A817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the Rsense resistor plus an offset voltage makes it possible to control the switching duty cycle. When the reference pin voltage of the KA431 exceeds the internal reference voltage of 2.5V, the H11A817A LED current increases, thus pulling down the feedback voltage and reducing the duty cycle. This event typically happens when the input voltage is increased or the output load is decreased.

**3. Protection Circuit** : The FSDM0565R has several self protective functions such as over load protection (OLP), abnormal over current protection (AOCP), over voltage protection (OVP) and thermal shutdown (TSD). Because these protection circuits are fully integrated into the IC without external components, the reliability can be improved without increasing cost. Once the fault condition occurs, switching is terminated and the Sense FET remains off. This causes Vcc to fall. When Vcc reaches the UVLO stop voltage, 8V, the protection is reset and the internal high voltage current source charges the Vcc capacitor via the Vstr pin. When Vcc reaches the UVLO start voltage, 12V, the FPS resumes its normal operation. In this manner, the auto-restart can alternately enable and disable the switching of the power Sense FET until the fault condition is eliminated (see figure 6).





Figure 6. Auto restart operation

3.1 Over Load Protection (OLP) : Overload is defined as the load current exceeding a pre-set level due to an unexpected event. In this situation, the protection circuit should be activated in order to protect the SMPS. However, even when the SMPS is in the normal operation, the over load protection circuit can be activated during the load transition. In order to avoid this undesired operation, the over load protection circuit is designed to be activated after a specified time to determine whether it is a transient situation or an overload situation. Because of the pulse-by-pulse current limit capability, the maximum peak current through the Sense FET is limited, and therefore the maximum input power is restricted with a given input voltage. If the output consumes beyond this maximum power, the output voltage (Vo) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (Vfb). If Vfb exceeds 2.5V, D1 is blocked and the 3.5uA current source starts to charge CB slowly up to Vcc. In this condition. Vfb continues increasing until it reaches 6V, when the switching operation is terminated as shown in figure 7. The delay time for shutdown is the time required to charge CB from 2.5V to 6.0V with 3.5uA. In general, a  $10 \sim 50$  ms delay time is typical for most applications.



**3.2** Abnormal Over Current Protection (AOCP) : Even though the FPS has OLP (Over Load Protection) and current mode PWM feedback, these are not enough to protect the FPS when a secondary side diode short or a transformer pin short occurs. The FPS has an internal AOCP (Abnormal Over Current Protection) circuit as shown in figure 8. When the gate turn-on signal is applied to the power Sense FET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is then compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level for longer than 300ns, the reset signal is applied to the latch, resulting in the shutdown of SMPS.




Figure 8. AOCP block

**3.3 Over voltage Protection (OVP)** : If the secondary side feedback circuit were to malfunction or a solder defect caused an open in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then, Vfb climbs up in a similar manner to the over load situation, forcing the preset maximum current to be supplied to the SMPS until the over load protection is activated. Because more energy than required is provided to the output, the output

voltage may exceed the rated voltage before the over load protection is activated, resulting in the breakdown of the devices in the secondary side. In order to prevent this situation, an over voltage protection (OVP) circuit is employed. In general, Vcc is proportional to the output voltage and the FPS uses Vcc instead of directly monitoring the output voltage. If V<sub>CC</sub> exceeds 19V, an OVP circuit is activated resulting in the termination of the switching operation. In order to avoid undesired activation of OVP during normal operation, Vcc should be designed to be below 19V.

**3.4 Thermal Shutdown (TSD) :** The Sense FET and the control IC are built in one package. This makes it easy for the control IC to detect the heat generation from the Sense FET. When the temperature exceeds approximately 150°C, the thermal shutdown is activated.

**4. Soft Start** : The FPS has an internal soft start circuit that increases PWM comparator inverting input voltage together with the Sense FET current slowly after it starts up. The typical soft start time is 10msec, The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. It also helps to prevent transformer saturation and reduce the stress on the secondary diode during startup.

**5. Burst operation :** In order to minimize power dissipation in standby mode, the FPS enters burst mode operation. As the load decreases, the feedback voltage decreases. As shown in figure 9, the device automatically enters burst mode when the feedback voltage drops below VBURL(500mV). At this point switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes VBURH(700mV) switching resumes. The feedback voltage then falls and the process repeats. Burst mode operation alternately enables and disables switching of the power Sense FET thereby reducing switching loss in Standby mode.




Figure 9. Waveforms of burst operation

## **Typical application circuit**

Application	Output power	Input voltage	Output voltage (Max current)
LCD Monitor	40W	Universal input	5V (2.0A)
	4000	(85-265Vac)	12V (2.5A)


### Features

- High efficiency (>81% at 85Vac input)
- Low zero load power consumption (<300mW at 240Vac input)
- Low standby mode power consumption (<800mW at 240Vac input and 0.3W load)
- Low component count
- · Enhanced system reliability through various protection functions
- Internal soft-start (10ms)


### **Key Design Notes**

- · Resistors R102 and R105 are employed to prevent start-up at low input voltage
- The delay time for over load protection is designed to be about 50ms with C106 of 47nF. If a faster triggering of OLP is required, C106 can be reduced to 10nF.

#### 1. Schematic



### 2. Transformer Schematic Diagram



## 3.Winding Specification

No	Pin (s→f)	Wire	Turns	Winding Method
Nvcc	$4 \rightarrow 5$	$0.2^{\phi}  imes 1$	8	Center Winding
Insulation:	Polyester Tape t = 0.05	0mm, 2Layers	·	•
Np/2	$2 \rightarrow 1$	$0.4^{ ext{\phi}}  imes$ 1	18	Solenoid Winding
Insulation:	Polyester Tape t = 0.05	0mm, 2Layers	·	•
Nvo1	$10 \rightarrow 8$	$0.3^{\varphi}\times3$	7	Center Winding
Insulation:	Polyester Tape t = 0.05	0mm, 2Layers	·	•
Nvo2	$7 \rightarrow 6$	$0.3^{\varphi}\times 3$	3	Center Winding
Insulation:	Polyester Tape t = 0.05	0mm, 2Layers	·	•
Np/2	$3 \rightarrow 2$	$0.4^{ ext{\phi}}  imes$ 1	18	Solenoid Winding
Outer Insu	lation: Polyester Tape t	= 0.050mm, 2Layers	•	•

### **4.Electrical Characteristics**

	Pin	Specification	Remarks
Inductance	1 - 3	520uH ± 10%	100kHz, 1V
Leakage Inductance	1 - 3	10uH Max	2 <sup>nd</sup> all short

## 5. Core & Bobbin

Core : EER 3016 Bobbin : EER3016 Ae(mm2) : 96

### 6.Demo Circuit Part List

Part	Value	Note	Part	Value	Note
	Fus	Se	C301	4.7nF	Polyester Film Cap.
F101	2A/250V				
	NT	C		Induc	tor
RT101	5D-9		L201	5uH	Wire 1.2mm
	Resis	stor	L202	5uH	Wire 1.2mm
R101	560K	1W			
R102	30K	1/4W			
R103	56K	2W			
R104	5	1/4W		Dioc	de
R105	40K	1/4W	D101	UF4007	
R201	1K	1/4W	D102	TVR10G	
R202	1.2K	1/4W	D201	MBRF1045	
R203	1.2K	1/4W	D202	MBRF10100	
R204	5.6K	1/4W	ZD101	Zener Diode	22V
R205	5.6K	1/4W			
				Bridge	Diode
			BD101	2KBP06M 3N257	Bridge Diode
	Capad	citor			
C101	220nF/275VAC	Box Capacitor		Line F	ilter
C102	220nF/275VAC	Box Capacitor	LF101	23mH	Wire 0.4mm
C103	100uF/400V	Electrolytic Capacitor		IC	
C104	10nF/1kV	Ceramic Capacitor	IC101	FSDM0565R	FPS(5A,650V)
C105	22uF/50V	Electrolytic Capacitor	IC201	KA431(TL431)	Voltage reference
C106	47nF/50V	Ceramic Capacitor	IC301	H11A817A	Opto-coupler
C201	1000uF/25V	Electrolytic Capacitor			
C202	1000uF/25V	Electrolytic Capacitor			
C203	1000uF/10V	Electrolytic Capacitor			
C204	1000uF/10V	Electrolytic Capacitor			
C205	47nF/50V	Ceramic Capacitor			

### 7. Layout




Figure 10. Layout Considerations for FSDM0565R







Figure 11. Layout Considerations for FSDM0565R

## **Package Dimensions**

# TO-220F-6L(Forming)







# **Ordering Information**

Product Number	Package	Marking Code	BVdss	Rds(on)Max.
FSDM0565RYDTU	TO-220F-6L(Forming)	DM0565R	650V	2.2 Ω

YDTU : Forming Type

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com